This study examined the dimensional effects on the channel strain in transistor structures with epitaxial Si 1Àx C x stressors embedded in the source/drain region using both nanobeam diffraction and finite element simulations. The sizes of the gate and source/drain exerted a strong influence on the channel strain but in opposite directions: While declining linearly with decreasing source/drain length, the channel strain increases at an escalating rate with decreasing gate length. For source/drain elevation, its effects on the channel strain were found to be quite limited to the top surface region; however, this elevation method could be more effective for short-channel transistors. # 2013 The Japan Society of Applied Physics F or channel strain engineering (inducing mechanical strain along the channel for the improvement of device performance), an integral part is incorporating a stress-inducing structure, which consists of using an epitaxially mismatched material for the source/drain (S/D), into the transistor structure. [1] [2] [3] [4] [5] A widely adopted approach is introducing epitaxially grown Si 1Àx Ge x in the S/D regions as a compressive stressor and Si 1Àx C x as a tensile stressor for p-and n-channel metal oxide semiconductor field effect transistors (MOSFETs). [3] [4] [5] Since the device performance is strongly dependent on the strain imposed on the channel, it is critical to evaluate and design the transistor structure that can maximize the imposed strain on the channel. A new challenge, therefore, is to cautiously assess any possible influence of other steps in the process flow or scaling on the channel strain by using a reliable characterization method. For this purpose, it is essential to precisely measure the strain changes in the transistor. Particularly, due to the scaling of the modern device down to nanometer dimensions, the analysis technique should show the special resolution in nanometer scale.
Assessing information on strain distribution has been mainly carried out using finite element method (FEM) simulation because the experimental measurement of the mechanical strain at the nanometer scale has not been achievable due to the lack of appropriate characterization techniques. [6] [7] [8] However, a parallel approach that adopts both experimental and simulation techniques offers a more reliable route to fully understand the behavior of channel strain by comparing the two sets of data. Recently, transmission electron microscopy (TEM)-based techniques of nanobeam electron diffraction (NBD) and dark-field electron holography have been embraced widely as a reliable methods for local strain measurement. [9] [10] [11] [12] In our previous studies, we used NBD in critically determining the effects of silicidation of Si 1Àx Ge x on the channel strain and also assessing the increase of the strain upon oxidation of the S/D structure of Si 1Àx Ge x . 13, 14) It should, however, be noted that while much of the progress has been made mainly on p-channel transistors, there have been only a few studies that provide a systematic set of experimentally measured data on the channel strain of n-channel transistors.
Here, we undertook a thorough and systematic investigation on strain changes in n-channel structures induced by the embedded S/D structures with Si 1Àx C x stressors using the NBD method and FEM simulations. In particular, we considered each dimensional factor in the MOSFET structures separately, and examined their possible effects on the channel strain: gate lengths, S/D lengths, and S/D elevation. Although several studies were performed as an exploratory experiment on the effects of gate length, it is important to assess the effects of gate and S/D lengths together since the device scaling should consider the combination of both factors, which could strongly influence the channel strain. In addition, elevated S/D structures are often employed to further boost the channel strain, mainly for n-channel devices, since channel straining from the S/D is quite limited due to technical difficulties with the fabrication of stressors with a high carbon concentration. In this experiment, we fabricated transistor arrays with systematically varying gate and S/D lengths, and elevated S/D with different heights. The distribution of the channel strain of the samples in nanometer scale was measured using the NBD method and compared with FEM simulation data. The result of this study offers a rare in-depth look into the behaviors of strain changes with the key dimensional variations of n-channel transistors by providing a thorough set of experimental and simulation data.
A reduced pressure epitaxy tool (Applied Materials Epi CenturaÔ) was used to prepare 60-115-nm-thick epitaxial in situ phosphorus-doped Si 1Àx C x films deposited on 60 nm recessed S/D structures at 600 C. The deposition of Si 1Àx C x films was performed at 10 Torr with flowing disilane (Si 2 H 6 ), monomethylsilane (SiH 3 CH 3 ), and phosphine (PH 3 ) as source gases. The total carbon concentration in the epitaxial layers was determined by secondary ion mass spectroscopy (SIMS), and the substitutional carbon incorporation was obtained using high-resolution X-ray diffraction (HRXRD). We used the NBD method to measure the channel strain of the transistor structures using TEM (JEOL JEM-2100F). The spatial resolution of the NBD method was estimated to be around 2 nm. The resolution of the strain measurement was found within 0.1%. The details of the NBD analysis used in this study have been reported elsewhere.
13) The TEM samples were fabricated using a focused ion beam (FIB; FEI NOVA 600) system. The thickness of the FIB samples was well controlled (around 100 nm) for all the samples used in this study. We mainly used ANSYS software for FEM simulation on various transistor structures. We also utilized ABAQUS software, the data from which showed a similar trend but more pronounced stress singularity effects at the interface regions in comparison with the data from ANSYS software.
We, first, analyzed the distribution of carbon incorporated in the Si substrates using SIMS and XRD, as shown in Fig. 1 . The SIMS graph unfolds that the carbon concentration is nearly constant throughout the depth of the epitaxial layer, around 1.7 at. % in mole fraction. In addition, the content of phosphorus in the layer is around 2 Â 10 20 cm À3 . The phosphorus atoms could occupy the substitutional sites and reduce the carbon concentration at the same flow rate of carbon source. 15) In the rocking curve graph shown in Fig. 1(b) , the satellite peaks of the pseudomorphic epitaxial Si 1Àx C x layers have a larger Bragg angle than that of the Si(004) peaks. Analyzing the data based on a model proposed by Berti et al., 16) we found that the substitutional carbon concentration is around 1.73%, a value nearly the same as that found from the SIMS analysis, which confirms that almost all of the carbon atoms occupy substitutional sites. Next, we fabricated a patterned structure that contains several arrays of dummy gate (Si 3 N 4 /SiO 2 stack) transistors with a fixed S/D length and a systematically varying gate length, or a fixed gate length and a systematically varying S/D length, as shown in Fig. 1(c) . In addition, the transistor arrays have three different S/D heights: no elevation, 26 nm elevation, and 55 nm elevation. Across the channel, the strain was found to typically change in a bowlike shape, in which the tensile strain is the highest near the two S/D edges and gradually decreases toward the center.
13) For a consistent comparison, all the data used in the graphs shown hereafter were acquired from a consistent position (vertically 4 nm down from the gate dielectric and laterally 5 nm away from the S/D corner).
The in-plane strain (e xx ) measured using NBD in nonelevated S/D samples is plotted as a function of the gate length as shown in Fig. 2(a) . The data appear positioned in such a systematic way that the data from a sample group of a large S/D length are placed consistently higher than that of a small S/D length. More importantly, within each group, the data shows a consistent trend that the strain increases with decreasing gate length, which parallels with the results of earlier studies based on FEM simulation. 7, 8) In addition, a careful examination of the graph hints some interestingpreviously reported by other groups 17, 18) -feature that with decreasing gate length, the strain does not increase simply linearly but rather at an escalating rate. Figure 2(c) shows FEM simulation data plotted with respect to the gate length. The simulation data reveal both similarities and differences with the NBD data. First, the strain data are distributed over a range somewhat higher (around 10-20%) than that of the experimental data. This discrepancy might arise from the fact that the TEM samples used for the NBD measurement were fabricated very thin, a structure likely to release some of the stress. Secondly, the overall shape exhibits a similar (though less pronounced) feature that the strain rises more rapidly as the gate length decreases. To understand the cause of the rapid rise in strain with the reduction in gate length, we carried out further FEM simulations. Figure 3 shows how two strain fields from each side extend and overlap each other to produce the resultant strain distribution for the non-elevated samples with different gate lengths (30, 60, and 90 nm). The graphs include two strain distribution curves (red), each arising from onesided stressors (left and right), and a simple sum of the two curves (blue). Also shown in the graph is a strain distribution curve for a case when two stressors strain the channel from both right and left sides (black). The graph demonstrates that the strain for the two stressors case is significantly greater than a simple sum of the two strain curves from a one-sided stressor, suggesting that the two strain fields originating from each side of Si 1Àx C x stressors (with a modulus higher than that of Si) interfere across the channel region to produce a higher resultant strain. The graphs also demonstrate that this enhancement in strain is more pronounced as the channel length decreases, consistent with the data shown in Fig. 2(c) .
We next considered the effects of the S/D length on the channel strain, as shown in Fig. 2(b) . The channel strain decreased nearly linearly as the S/D length was decreased, which is an opposite trend of the effect of varying gate lengths. This result underscores that scaling down of the two main dimensions (gate length and S/D length) would affect the channel strain in opposite ways. The strain from FEM simulations is plotted with respect to the S/D length in Fig. 2(d) for comparison with the experimental NBD results. The strain data are distributed over a range close to that of the experimental data. For the simulation data, the channel strain also declines with the decrease of the S/D length, but the rate of the decrease gradually increases as the S/D length decreases. It should also be noted that this trend becomes evident only in the range of a small S/D length (<60 nm), which is smaller than the lower end ($60 nm) of our NBD data set. Thus, it is difficult to determine whether the experimental data follows this behavior.
The saturation in the channel strain with an increase in S/D length shown in FEM simulations can be explained as follows: When the aspect ratio of the S/D structure is small as defined by the length to the depth of S/D, a strain relaxation near either edge of the S/D structure towards the top surface is expected due to the Si 1Àx C x being surrounded by Si, which is relatively more compliant. This relaxation near the edge of S/D is expected to be more dominant for the cases of high-aspect-ratio S/D structures, but should be negligible for the low-aspect-ratio S/D structure as the S/D length is increased. Fig. 2(f ) with the change in gate length at the same S/D length, while Fig. 2(e) shows almost the same variation as that of Fig. 2(c) . It indicates that when one of the dimensional factors is fixed, the gate lengths affect the overall channel strain more effectively than the S/D lengths.
Lastly, we considered the effects of employing elevated S/D on the channel strain, as shown in Fig. 4. Figures 4(a) and 4(b) show the experimental and simulation data for channel strain on the highlighted region close to the top, respectively. Overall, the measured and simulation data reveal a close agreement: the strain rises significantly for small elevation (26 nm) and, however, further raising the S/D height fails to increase the strain. This strain enhancement is due to the fact that the existence of a free surface over the S/D allows some relaxation in the transverse strain and that raising the S/D height and thus lifting the free surface away from the channel region somewhat withhold the relaxation. It should be also noted that the effect is expected to be quite limited to a small S/D height, explaining the reason that the strain enhancement saturates as the S/D height further increases from 26 to 55 nm in the FEM data. In this light, an interesting aspect is a discrepancy with the experimental data in which for the samples with the smallest gate length (50 nm), the strain continues to rise as the elevation height increases to 26 and 55 nm. (We checked this in several different samples and found the same trend). This result hints that for short-channel devices, the effects of S/D height may be effective to a greater extent that the FEM predictions. Further investigation is in progress These results unravel some valuable information on the effects of escalated S/D on channel strain: the effects are quite limited around the top surface (i.e., channel) region and this method could be more effective for short-channel devices. In summary, we examined the effects of device dimensions and S/D elevation on the channel strain in n-channel transistors induced by Si 1Àx C x stressors embedded in the S/D. By effectively combining with FEM simulation methods, our NBD experimental analysis successfully elucidated the details of the strain evolution in response to the key geometrical changes in transistor structures of gate length, S/D length change as well as S/D elevation. Scaling in the two main dimensions (gate length and S/D length) influenced substantially the channel strain but in opposite directions: the strain drops nearly linearly with decreasing S/D length, but it rises at an escalating rate with decreasing gate length. Elevation of S/D was found to have limited effects on the channel strain; the NBD data, however, suggest that this method could help strain the channel more effectively for short-channel devices. 
